Datasheet4U Logo Datasheet4U.com

74LS279 - Quad S-R Latch

Description

The DM74LS279 consists of four individual and independent Set-Reset Latches with active low inputs.

Two of the four latches have an additional S input ANDed with the primary S input.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS279 Quadruple S-R Latches Hitachi Semiconductor
74LS279 Quad S-R Latches National Semiconductor
74LS27 Triple 3-input Positive NOR Gates Hitachi Semiconductor
74LS273 OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP Mitsubishi Electric Semiconductor
74LS273 LOW POWER SCHOTTKY ON Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
74LS273 8-Bit Register
74LS20 Dual 4-Input NAND Gate
74LS221 Dual Non-Retriggerable One-Shot
74LS240 Octal 3-STATE Buffer/Line Driver/Line Receiver
74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

Full PDF Text Transcription

Click to expand full text
DM74LS279 Quad S-R Latch August 1986 Revised March 2000 DM74LS279 Quad S-R Latch General Description The DM74LS279 consists of four individual and independent Set-Reset Latches with active low inputs. Two of the four latches have an additional S input ANDed with the primary S input. A LOW on any S input while the R input is HIGH will be stored in the latch and appear on the corresponding Q output as a HIGH. A LOW on the R input while the S input is HIGH will clear the Q output to a LOW. Simultaneous transition of the R and S inputs from LOW-toHIGH will cause the Q output to be indeterminate. Both inputs are voltage level triggered and are not affected by transition time of the input data.
Published: |